A NOVEL PROCESSOR HAVING SHIFT OPERATIONS

Patent number:

WO9617289

Publication date:

1996-06-06

Inventor:

PELEG ALEXANDER; YAARI YAAKOV; MITTAL

MILLIND; MENNEMEIER LARRY M; EITAN BENNY

Applicant:

INTEL CORP [US]

Classification:

- international:

G06F5/01


- european:

G06F7/00C; G06F9/30F; G06F9/315

Application number: WO1995US15682 19951201 Priority number(s): US19940349730 19941201

Abstract of WO9617289

. The processor (109) includes a decoder (202) being coupled to receive a control signal (207). The control signal has a first source address, a second source address, a destination address, and an operation field. The first source address corresponds to a first location. The second source address corresponds to a second location. The destination address corresponds to a third location. The operation field indicates that a type of packed data shift operation is to be performed. The processor further includes a circuit (203) being coupled to the decoder. The circuit is for shifting a first packed data being stored at the first location by a value being stored at the second location. The circuit is further for communicating a corresponding result packed data to the third location.



Cited documents:

US4498177

US4451883

US5201056

US5295250 US5327571

more >>

Data supplied from the esp@cenet database - Worldwide